Chip Design Resources

Sort by

Synopsys Suggests

Synopsys and Arm Extend Collaboration to Fusion Compiler to Accelerate ...

May 1, 2019 - Synopsys and Arm collaboration includes QuickStart Implementation Kits to enable Fusion Compiler to Speed Implementation and Improve PPA for Arm-based SoCs

Broadcom Discuss Experience Using Formality for Interactive ECO Implementation

Apr 29, 2019 - At Silicon Valley SNUG 2019, Broadcom presented a paper on their success implementing manual ECO’s with Formality’s interactive ECO functionality. Listen to Sathappan Palaniappan, ...

Automotive, AI Drive Big Changes In Test

Apr 25, 2019 - DFT strategies are becoming intertwined with design strategies at the beginning of the design process.

TSMC Technology Symposium 2019

Apr 23, 2019 - Visit Synopsys at the TSMC Technology Symposium in Santa Clara and learn about our common commitment to provide designers with the best IP, tools, and design flows across all process...

Low Power Meets Variability At 7/5nm

Apr 11, 2019 - Reductions in voltage, margin and increases in physical effects are making timing closure and signoff much more difficult.

Building Bridges: A New DFT Paradigm

Mar 28, 2019 - Greater complexity and smaller process nodes are driving a major shift in design-for-test implementation

Accelerating Physical Verification Productivity for Advanced Node Designs ...

Mar 2019 - Learn how to increase productivity using IC Validator physical verification for advanced node designs.

SNUG 2019 Custom Design Platform Lunch

Mar 21, 2019 - Learn about accelerating robust custom design from Arm, Samsung, STMicroelectronics and Synopsys in this SNUG Lunch and Learn event recording.

TestMAX: Test All the Limits

Watch this video for an introduction to the new Synopsys TestMAX family of products.

TestMAX Vtran

Reads and reformats patterns and results for over 30 ATE and logic simulator formats