Chip Design Resources

Sort by

Synopsys Suggests

Changing the Design Flow

Tech Talk: The rationale for fusing together various pieces of a digital design

In-Design Power Rail Analysis

Tech Talk: What can go wrong with power analysis at advanced nodes

DAC 2018 Automotive Lunch Videolog, videos

Automotive Drives the Next Generation of Designs

DAC 2018 Custom/AMS Lunch Videolog

Advancing Custom/AMS Design for Storage, Automotive, and AI Applications

Signoff Leadership in Extending the Frontiers of Digital Design

Synopsys signoff solutions, including PrimeTime® and StarRC™, leading the industry with advanced innovation technologies that deliver golden accuracy, fast turnaround and best ...

ECO Fusion Delivering Best QoR and Fastest Time to Results to STMicroelectronics

ST Microelectronics discusses some of the challenges they face transferring designs from implementation to signoff. At ST Microelectronics the design teams for implementation and signoff are ...

Toshiba Discusses Using RedHawk Analysis Fusion in IC Complier II

Customer Success: Hear Norman Kojima with Toshiba discuss in-design rail analysis flow with RedHawk Analysis Fusion

Fusion Technology: Broadly addressing the challenges of 5-nm-and-below processes

Architected to extract maximum process entitlement for 5-nm-and-beyond processes’, Synopsys’ latest Fusion Technology is helping customers realize optimal full-flow, power, performance and area ...

How to Reduce the Amount of Time to Fix DRCs Near Tapeout

In the later stages of design cycle, it is important to identify and fix DRC issues quickly to meet the tapeout schedule. This video discusses some techniques and best practices. Taking advantage ...

How to Minimize the Impact of Metal Fill on Timing?

Metal fill insertion affects timing because of added capacitance. Balancing density requirements and timing on critical nets is crucial for timely design closure. IC Compiler II In-Design with ...