Chip Design Resources

Sort by

Synopsys Suggests

Boosting Analog Reliability: Dealing with Variability and Physical Effects in...

Jan 17, 2019 - In this Tech Talk video with Semiconductor Engineering, Aveek Sarkar, vice president of Synopsys’ Custom Compiler Group, talks about challenges with complex design rules, rigid ...

Physical Verification in the Cloud: IC Validator and AWS

Learn about IC Validator DRC on Amazon Web Services, scaling for faster performance, and elastic CPU management to add CPUs on the fly.

Toshiba Memory Corporation BiCS FLASH Memory

Synopsys speeds up verification and TTM of TMC BiCS FLASH memory

IC Validator Documentation

In this video, we will see where to find IC Validator related documentation and an overview of each.

IC Validator Text Options Function

The text_options() function specifies how layout text objects are processed as they are read in as a text layer. The function also specifies text options that apply to the entire runset. This ...

IC Validator Text Net Function

The text_net() function applies the specified text to the specified layers in the specified connect database. In this video, we will see an overview of IC Validator text_net() function.

IC Validator Hierarchy Options Function

The hierarchy_options() function in a runset modifies the hierarchy in the input layout design. In this video, we will see an overview of IC Validator hierarchy_options() function.

IC Validator Error Options Function

The error_options() function in a runset specifies the error output for the design being verified. In this video, we will see an overview of IC Validator error_options() function.

IC Validator Run Options Function

The run_options() function in a runset specifies directories, files and run variations needed in an IC Validator run. In this video, we will see an overview of IC Validator run_options() function.

Layout Errors Files From the PYDB Database

Pydb_report utility generates the layout errors files from the PYDB database. In this video, we will see how to generate layout errors files from the PYDB database.