Chip Design Resources

Sort by

Synopsys Suggests

Machine-Learning...Everywhere!

Feb 6, 2020 - AI is transforming the world around us, creating an avenue to innovation across all sectors of the global economy.

Parasitic Extraction Requirements Driven by Custom Design

Jan 28, 2020 - Fast growing markets like 5G, biotechnology, AI, and automotive are driving the new wave in semiconductor design and the need for highly integrated SoCs.

Golden Signoff Embedded in the RTL-to-GDSII Design Flow with Fusion Compiler

Dr. Henry Sheng, group director of R&D at Synopsys, discusses how Fusion Compiler delivers signoff-accurate PPA on high-performance, low-power designs at advanced nodes, and accelerates design ...

CCD Everywhere Throughout the RTL-to-GDSII Design Flow with Synopsys’ Fusion ...

Dr. Aiqun Cao, VP of Engineering for Synopsys’ Design Group, discusses how Fusion Compiler’s unified physical synthesis and common optimization framework enables full-flow concurrent clock and data...

Fusion: The Vision, the Ethos and the Bold Bet Reshaping Digital Design

Aart De Geus, Co-CEO of Synopsys, discusses the ethos of the Fusion concept at the heart of Synopsys’ Fusion Design Platform, how Fusion Compiler was born of this vision and how, in one year, it is...

Bold, Different and Smarter: How Synopsys is Innovating to Keep You Ahead of ...

Sassine Ghazi, GM of Synopsys’ Design Group, discusses how a revolution in digital design was started by creating a single data model for all design, and he describes how Fusion Compiler, the ...

Functional Safety Implementation Goes Mainstream

Oct 22, 2019 - In order to be compliant with ISO 26262 requirements, companies need to perform a software tool qualification assessment of the EDA tools they use to establish that the design tool ...

No More PIzza! Bringing Power to the Age-old Question: "What's for Dinner?"

Sep 26, 2019 How high-performance computing affects simple decisions like what to have for dinner.

Getting Better Results Faster with a Unified RTL-to-GDSII Product

Sep 3, 2019 - Advanced process nodes require new design tools. A single RTL-to-GDSII solution with a unified data model brings better results faster – by design.

IC Compiler II 2019 Extends Runtime and QoR Leadership with 2X Faster ...

Jul 11, 2019 - Realtek Deploys IC Compiler II for Its Next-generation Communications Network Design