Chip Design Resources

Sort by

Synopsys Suggests

Golden Signoff Embedded in the RTL-to-GDSII Design Flow with Fusion Compiler

Dr. Henry Sheng, group director of R&D at Synopsys, discusses how Fusion Compiler delivers signoff-accurate PPA on high-performance, low-power designs at advanced nodes, and accelerates design ...

CCD Everywhere Throughout the RTL-to-GDSII Design Flow with Synopsys’ Fusion ...

Dr. Aiqun Cao, VP of Engineering for Synopsys’ Design Group, discusses how Fusion Compiler’s unified physical synthesis and common optimization framework enables full-flow concurrent clock and data...

Fusion: The Vision, the Ethos and the Bold Bet Reshaping Digital Design

Aart De Geus, Co-CEO of Synopsys, discusses the ethos of the Fusion concept at the heart of Synopsys’ Fusion Design Platform, how Fusion Compiler was born of this vision and how, in one year, it is...

Bold, Different and Smarter: How Synopsys is Innovating to Keep You Ahead of ...

Sassine Ghazi, GM of Synopsys’ Design Group, discusses how a revolution in digital design was started by creating a single data model for all design, and he describes how Fusion Compiler, the ...

Fusion Design Platform Technical Overview

Shankar Krishnmoorthy discusses the historical legacy and how we have continuously evolved with the ever-present challenges to deliver best-in-class synthesis solutions.

Fusion Compiler Complete RTL-to-GDSII System with Integrated Signoff-quality ...

Learn about how Fusion Compiler's integrated signoff-quality engines enables designers to achieve the highest performance, lowest power and area on their SoC designs.

Introducing the Next Evolution of Synopsys' Digital Toolset

Announcing a new era in digital implementation with Fusion Compiler and Design Compiler NXT at the center of the next generation of Synopsys digital design.

Fusion Design Platform

Introducing the latest full-flow RTL-to-GDSII platform solution from Synopsys. Built using market leading point tools and unique Fusion Technologies.

AI Hardware Summit Video

Sept. 18, 2018 - Enabling Device Intelligence—AI Chip Design from the Data Center to the Edge

Changing the Design Flow

The rationale for fusing together various pieces of digital design.