Chip Design Resources

Sort by

Synopsys Suggests

ANSYS And Synopsys To Partner In Accelerating Robust Design Optimization For ...

Jun 19, 2017 - Exclusive Product Integration To Combine Power And Reliability Signoff Solution With Physical Implementation Solution For In-Design Analysis To Spur Future Smart Product Development

DecaWave Deploys Synopsys TetraMAX II ATPG on Latest Automotive Design to ...

Oct 31, 2017 - Company Standardizes on TetraMAX II Solution to Create Manufacturing Tests for All Designs

Graphcore Uses Synopsys Design Platform to Implement Colossus Chip to ...

Sep 18, 2018 - Synopsys Fusion Technology Enables Superior Power, Performance, Area for AI Chip Design

IBM and Synopsys Accelerate Post-FinFET Process Development with DTCO ...

Aug 15, 2018 - Synopsys Manufacturing, IP, and Design Implementation Technologies Enable Industry's Only Complete DTCO Flow

IC Compiler II 2019 Extends Runtime and QoR Leadership with 2X Faster ...

Jul 11, 2019 - Realtek Deploys IC Compiler II for Its Next-generation Communications Network Design

IC Compiler II with Advanced Fusion Technologies Delivers Optimal QoR and ...

May 28, 2019 - Juniper Networks Achieves 14% Lower Power and 6% Smaller Area on Next-generation Networking Design

iC-Haus Selects Synopsys’ IC Validator and StarRC for Signoff

Dec 13, 2017 - IC Validator Physical Signoff and StarRC Extraction Signoff Displace Incumbent Tools

Industry Leaders Collaborate with Synopsys on Modeling Standards to Address ...

Dec 19, 2018 - Synopsys and other industry leaders collaborate to develop modeling standards down to 2nm.

Intel Custom Foundry Certifies Synopsys Design Platform for Intel’s 22nm ...

Sep 19, 2017 - Comprehensive Foundry Reference Flow Leverages Industry-leading IC Compiler II

Nationz Accelerates Design Closure with PrimeRail Signoff Solution

Jun 03, 2015 - PrimeRail Dynamic Analysis Deployed in Production Design Flow