Chip Design Resources

Sort by

Synopsys Suggests

“Good Enough For Government Work?” Not Anymore.

Jul 31, 2019 - When I was an engineer fresh out of college, I worked for a large defense contractor in southern California. The workplace was filled with employees that worked their whole life with...

3D Extraction Necessities For 5nm And Below

Mar 12, 2018 - For most of my career in product marketing I’ve been focused on Static Timing Analysis (STA). It was, and still is, an area with a diverse set of topics including graph based ...

A Paradigm Shift With Vertical Nanowire FETs For 5nm And Beyond

Dec 06, 2018 - What moving to the latest transistor types will mean for IC designers.

Functional Safety Implementation Goes Mainstream

Oct 22, 2019 - In order to be compliant with ISO 26262 requirements, companies need to perform a software tool qualification assessment of the EDA tools they use to establish that the design tool ...

Fusion Improves Timing Say Synopsys Users

Jul 03, 2018 - Early-access customers talk about their experiences using Fusion Technology enabled portfolio of tools at DAC 2018.

Getting Better Results Faster with a Unified RTL-to-GDSII Product

Sep 03, 2019 - Advanced process nodes require new design tools. A single RTL-to-GDSII solution with a unified data model brings better results faster – by design.

Insights on Extraction for Custom Design & Advanced Nodes

Larn more about extraction technologies at Synopsys and about StarRC and QuickCap

Machine-Learning...Everywhere!

Feb 06, 2020 - AI is transforming the world around us, creating an avenue to innovation across all sectors of the global economy.

MISing In Signoff

Feb 12, 2019 - An often-overlooked cause of hold violations no longer can be ignored.

No More PIzza! Bringing Power to the Age-old Question: "What's for Dinner?"

Sep 26, 2019 How high-performance computing affects simple decisions like what to have for dinner.