Chip Design Resources

Sort by

Synopsys Suggests

Fusion Compiler Comprehensive RTL-to-GDSII Implementation System

Nov 2018 - The semiconductor industry is going through a renaissance period with waves of technological advancements and innovation...

Fusion Compiler Unified Physical Synthesis

Nov 2018 - Learn about the benefits of Fusion Compiler's unified optimization technologies that is enabling up to 20 percent improved performance, power and area (PPA ), while reducing ...

Synopsys Vision for the New Wave of Chip Design

Mar 2018 - Learn how the recent semiconductor industry shifts are breaking the traditional RTL-to-GDSII flow, and how the new Synopsys Fusion Technology helps you cross the chasm

Achieving ISO 26262 Software Tool Confidence for Improved Automotive ...

Nov 2016 - Achieving ISO 26262 Software Tool Confidence for Improved Automotive Functional Safety. The rapid adoption of advanced electronic systems in automobiles has prompted the automotive ...

ISO 26262-Certified Solution for Testing of Safety-Critical Automotive ICs

Feb 2016 - ISO 26262-Certified Solution for Testing of Safety-Critical Automotive ICs Anti-lock braking systems, air bags, traction control, and electronic stability control are just a few examples...

Techniques for Achieving Higher Completion in Formality®

Apr 2011 - Formality is an equivalence-checking solution that uses formal, static techniques to determine if two versions of a design are functionally equivalent. Formality delivers superior ...

Synthesis-Based Test For Maximum RTL Designer Productivity

Oct 2010 - Exponential growth in size and complexity of systems on a chip (SoCs), coupled with increasingly stringent quality mandates, necessitates an efficient and productive approach for ...