Chip Design Resources

Sort by

Synopsys Suggests

Addressing the Complexity of "Smart" Devices Through Low Power Hierarchical ...

Apr 2013 - This paper will describe methodologies and flow automation for creating successful low power hierarchical designs. Specifically, this paper will demonstrate the use of UPF-based ...

Signoff-Driven Timing Closure ECO in the Synopsys Galaxy Platform

Feb 2014 - This paper explains how the timing ECO flow delivers fast, predictable, signoff-driven timing closure in a single pass