Chip Design Resources

Sort by

Synopsys Suggests

Synopsys Advances Test Fusion Technology with Test Points to Reduce ...

Oct 29, 2018 - Accelerates Achieving Test Goals While Meeting Power, Performance, and Area Targets

Synopsys Improves Automotive Functional Safety with Fast Soft-Error Analysis

Oct 29, 2018 - SpyGlass DFT ADV Guides Design Changes for Improved ISO 26262 Metrics

Synopsys Custom Compiler Doubles New Customer Adoptions, Introduces New Release

Oct 23, 2018 - New Fusion Technologies Reduce Time to Analog Design Closure

Synopsys Custom Design Platform Delivers Breakthrough Analog Simulation and ...

Oct 23, 2018 - 3X Faster Analog Simulation and New Fusion Technologies Accelerate AMS Design

Synopsys Announces Availability of TSMC-certified IC Design Environment in ...

Oct 3, 2018 - TSMC and Synopsys Collaboration Streamlines Cloud-based IC Design

Synopsys Digital and Custom Design Platforms Certified on TSMC 5-nm EUV-based...

Oct 1, 2018 - Certification Delivers Proven Production-ready Flow for Advanced Customer Designs

Graphcore Uses Synopsys Design Platform to Implement Colossus Chip to ...

Sep 18, 2018 - Synopsys Fusion Technology Enables Superior Power, Performance, Area for AI Chip Design

Synopsys RedHawk Analysis Fusion Certified for Samsung Foundry's 10LPE, 8LPP,...

Jun 22, 2018 - 5x Productivity Gains in Power Integrity Analysis and Fixing within IC Compiler II

Synopsys Delivers PrimePower Power Analysis to Accelerate Robust SoC Design

Jun 21, 2018 - Emulation and Rail-driven Power Analysis Delivers Unparalleled Efficiency and Quality-of-Results in Design Closure

Vatics Standardizes on Synopsys' Fusion Technology for its Next-Generation ...

Jun 21, 2018 - Fusion Technology Delivers 40% Runtime Reduction on a 6-million-instance Complex Multi-Voltage Chip