Chip Design Resources

Sort by

Synopsys Suggests

Fusion Improves Timing Say Synopsys Users

Jul 03, 2018 - Early-access customers talk about their experiences using Fusion Technology enabled portfolio of tools at DAC 2018.

Is 5 nm Testing the Same or Different

Apr 11, 2018 - What test methodologies and technologies must be applied to detect all manufacturing defects present in new process nodes such as 5 nm and beyond? If not captured at silicon test ...

In-System Automotive Test

Feb 1, 2018 - Chip designers employing in-system BIST techniques to test electronics installed in automobiles.