Chip Design Resources

Sort by

Synopsys Suggests

Synopsys Speeds PrimeTime with AI

Jun 06, 2018 - Synopsys is bringing artifical intelligence to it's PrimeTime signoff tool.

Chip Aging Accelerates

Feb 14, 2018 - As advanced-node chips are added into cars, and usage models shift inside of data centers, new questions surface about reliability.

Regain Your Power With Machine Learning

Feb 22, 2018 - How machine learning can help meet PPA challenges and improve ECO optimization productivity

7/5nm Timing Closure Intensifies

Jan 25, 2018 - The issues may be familiar, but they’re more difficult to solve and can affect everything from performance to yield.

Is 5 nm Testing the Same or Different

Apr 11, 2018 - What test methodologies and technologies must be applied to detect all manufacturing defects present in new process nodes such as 5 nm and beyond? If not captured at silicon test ...

What to Expect at 5-nm and Beyond and What that Means for EDA

Mar 14, 2018 - With EUV finally on the verge of being inserted into volume manufacturing, let's look at some innovations that have brought us to this point and what ultimately lies ahead for ...

Synopsys Integrates Helic’s EM Tools to Tighten Margins on Mixed-signal, ...

Jan 5, 2018 - Synopsys and Helic have integrated Helic's VeloceRF RF device synthesis, RaptorX electromagnetic (EM) modeling and Exalto EM parasitic extraction and sign-off tools with Synopsys' ...

Fusion Improves Timing Say Synopsys Users

Jul 03, 2018 - Early-access customers talk about their experiences using Fusion Technology enabled portfolio of tools at DAC 2018.