Chip Design Resources

Sort by

Synopsys Suggests

Synopsys’ IC Validator Used for Physical Sign-Off on More Than 100 FinFET ...

Mar 28, 2017 - Industry leaders in CPU, GPU and fabless SoC markets adopt IC Validator’s massively parallel distributed processing for overnight signoff

Synopsys Announces Availability of Comprehensive Low Power Reference Kit for ...

Mar 21, 2017 - Bitcoin-mining Design-based Kit Features Complete RTL-to-GDSII Low Power Methodology

Synopsys’ IC Compiler II Certified for TSMC’s 12-nm Process Technology

Mar 15, 2017 - Synopsys’ Digital, Signoff, Custom Implementation and AMS Tools Ready for Early 12-nm Production Designs

UMC and Synopsys Collaboration Speeds 14-nm Custom Design

Mar 14, 2017 - Custom Compiler Visually-Assisted Technology Reduces FinFET Layout Effort for UMC Customers

Synopsys' IC Compiler II Completed Certification for TSMC's 7-nm Process ...

Mar 13, 2017 - TSMC certifies 7-nm Synopsys Galaxy Design Platform suite of digital, Signoff, Custom, and AMS Tools

Synopsys Announces Expansion of Liberty Modeling Standard, Paving Way for ...

Feb 27, 2017 - Liberty Technology Advisory Board Approves New Liberty Variation Format Addition

Synopsys IC Compiler II Sets the Bar in Quality-of-Results

Feb 21, 2017 - Graphcore Adopts IC Compiler II for Implementing their Machine-Learning Processor Chip

Socionext Accelerates Test Generation and Lowers Test Cost Using Synopsys ...

Jan 16, 2017 - TetraMAX II ATPG Speeds Test Generation by 10x and Reduces Patterns by 50 Percent

Synopsys Takes Hierarchical Timing Signoff Mainstream

Dec 7, 2016 - New Automation Technology Brings 5x - 10x Reduction in Compute Costs and Runtime

Synopsys Test Solution Deployed by Leading Automotive IC Suppliers for Higher...

Nov 14, 2016 - New Capabilities Accelerate Time to Automotive Test Goals and ISO 26262 Certification