Chip Design Resources

Sort by

Synopsys Suggests


Aug 23, 2017 - Renesas explains how they use Custom Compiler Co-Design with IC Compiler II in their production design environment to create high-quality shielded nets in in-vehicle CPU and IP modules

Synopsys' Galaxy Design Platform Enables Superior Low-Power Designs on ...

Oct 24, 2016 - Platform Certified for Samsung's Second Generation of 10nm Process (10LPP)

Beyond Debug - FPGAs for Fun and Prototyping

Nov 18, 2015 - The growing importance of embedded software in SoC design and the evolution of prototyping strategies is driving tighter integrated solutions

Achieving Better Productivity with Faster Synthesis

Jun 23, 2015 - Using a feature-rich implementation tool helps designers focus on their own product differentiation while accelerating time to market and meeting cost targets

Faster and Fewer Patterns with Breakthrough ATPG to the Rescue

Aug 10, 2016 - New semiconductor technologies like FinFETs are giving rise to new types of fault effects not covered by standard stuck-at and at-speed tests.

Synopsys Claims FinFET Leadership - Tech Design Forum

Mar 10, 2015 - All the foundries offering FinFET processes have used and qualified the Galaxy Design Platform, including GLOBALFOUNDRIES, Intel Custom Foundry, Samsung and others

Flow Exploration Key to FinFET Network Processor Implementation

Aug 6, 2015 - Arm, Samsung and Synopsys at 2015 Design Automation Conference discuss how the Lynx Design System with IC Compiler II helped them explore multiple approaches to the implementation of ...

Eight Tips for Choosing Your Next FPGA Tool

Jun 17, 2015 - FPGAs are increasingly being used as system accelerators and central processors as a quick way of improving system performance

Floorplanning Complex SoCs with Multiple Levels of Physical Hierarchy articles

Feb 22, 2016 - How to work with multiple levels of physical hierarchy when floorplanning multicore, multiport, multi-million gate SoCs

FPGA Design For Functional Safety

Jan 11, 2016 - Using triple modular redundancy, error detection and correction, and ‘safe’ FSMs to ensure greater functional safety in FPGA-based designs