Chip Design Resources

Sort by

Synopsys Suggests

Synopsys Unveils New ATPG Technology Delivering 10X Faster Test Pattern ...

Oct 05, 2015 - Innovative, Efficient Engines Achieve Speed-Up While Reducing Pattern Count by 25 Percent

Synopsys Unveils TestMAX Family of Products to Address Critical and Evolving ...

Mar 20, 2019 - Redefines Expectations for Test, with Innovations in Early-RTL Test Integration, Automotive Functional Safety, and High-Bandwidth Test

TetraMAX II Shortens Test Pattern Generation from Days to Hours

Jul 12, 2016 - New ATPG Engines Reduce Test Cost, Pattern Count by 25 Percent with Order of Magnitude Faster Runtime

Toshiba Plans Deployment of Synopsys TetraMAX II on Upcoming SoC Design

Jul 12, 2016 - New ATPG Solution Reduces Pattern Count by up to 50% and Significantly Shortens ATPG Runtime

TSMC Certifies Synopsys Design Tools for 10-nm FinFET Technology

Sep 17, 2015 - Predictable Design Closure Enabled by the Galaxy Design Platform Now Available to Customers of TSMC 10-nm Process

TSMC-Certified OIP Virtual Design Environment with Synopsys Tools Now ...

May 23, 2019 - Expanded Cloud-based Services Give SoC Designers More Scalability and Flexibility

Vatics Standardizes on Synopsys' Fusion Technology for its Next-Generation ...

Jun 21, 2018 - Fusion Technology Delivers 40% Runtime Reduction on a 6-million-instance Complex Multi-Voltage Chip